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need for address pointers and accompanying increment/decre- 
ment logic for stack management. 
The dual-stack module is intended primarily for application in 
stack-based VLSI processors requiring two high-performance 
LIFO stacks. This scheme offers better performance than dy- 
namically partitioned stacks implemented in random access 
memories and is more compact than two separate LIFO hard- 
ware stacks of fixed size. 
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A Static RAM Chip with On-Chip Error Correction 
TZI-DAR CHIUEH, MEMBER, IEEF, 
RODNEY M. GOODMAN, MEMBER, IEEE, 
AND MASAHIRO SAYANO 
Abstract -This paper describes a 2-kb CMOS static RAM with on-chip 
error-correction capability (ECCRAM chip). The chip employs the lin- 
ear sum code (LSC) technique to perform error detection and correc- 
tion. The ECCRAM chip has been fabricated in a double-metal scalable 
CMOS process with 3-pm feature size. Testing results of the actual chip 
shows a significant improvement in random error tolerance. 
I. INTRODUCTION 
As the scale of computers grows, there is a tendency to put as 
much memory in a system as possible. Nowadays, thanks to the 
advent of VLSI technology, four million bits of information can 
be squeezed into a silicon chip. However, as more and more 
circuitry is packed into a chip, the reliability of memory chips 
becomes lower. Memory modules built from thcse high-density 
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chips are vulnerable to environmental radiation and processing 
defects. Several researchers have proposed schemes for correct- 
ing soft and hard errors in semiconductor memory [ 1]-[4]. How- 
ever, they are either not powerful enough, i.e., not able to 
correct many errors, or too complicated to bc integrated onto 
the same chip. 
In this paper we describe a prototype chip, a 2-kb static RAM 
with on-chip error correction capability (ECCRAM). This chip 
employs the linear sum code (LSC) scheme developed by Fuja 
et al. [SI. Although the chip size is small, the prototype illus- 
trates the power of the LSC scheme, which easily scales to large 
dynamic RAM implementation. Furthermorc, small robust static 
RAM’S are of great interest for space-borne applications. The 
overall chip design is divided into two phases. First, we designed 
a static RAM and simulated critical components of this RAM by 
SPICE to determine certain parameters for optimal perfor- 
mance. Next, we built the error correction circuitry, laid the 
complete chip out, and tested the prototype chip. 
In Section I1 a brief introduction of the LSC scheme is given, 
and the static RAM and the error-correction circuits are pre- 
sented in Section 111. Section IV describes the testing results of 
the ECCRAM chip. Finally, conclusions are drawn in Section V. 
11. ERROR COKKECTION USING A LINEAK SUM CODE 
The principles of LSC’s can be found in [5]; here only a brief 
introduction will be given. LSC was devised specifically for 
correcting errors in semiconductor memory chips. In the LSC 
scheme, bits addressed by the same word line constitute a code 
block; bits that carry information are arranged in the form of a 
logical matrix (see Fig. 1). Encoding is thcn performed along 
every row as well as every column of a logical matrix. 
In the prototype chip, each word line has 32 information bits, 
arranged as a 4 X 8 logical matrix. The (13,8) single-error-cor- 
recting-double-error-detccting (SEC-DEDI Hamming code is 
used to encode along the rows, while a parity check bit is added 
to each column (refer to Fig. 1). The number of parity bits per 
word line is 4 X 5 + 8 = 28, which is quite large compared to 32 
-the number of information bits per word linc. Nonetheless, 
we feel justified since the objective of this prototype chip is to 
demonstrate the feasibility of the LSC scheme. Besides, as can 
be seen from [5], the ratio of parity bits to information bits drops 
drastically as memory size grows. For instance, if 1024 informa- 
tion bits are to be packed on a row in a I-Mb RAM chip, only 
192 parity check bits are needed to implement the LSC scheme. 
In order to minimize the complexity of the LSC encoding and 
decoding circuitry, we chose, as the horizontal subcode, an 
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Fig. 2. Nine possible error patterns with no more than two erroneous bits. 
odd-weight SEC-DED (13,E) Hamming code [6] with the fol- 
lowing parity check matrix: 
The syndrome vector, which is essential in locating errors in a 
noisy word, is given by the product of the parity check matrix 
(H) and the noisy word. This code requires little circuitry in 
syndrome vector calculation, in that double-error detection is 
easily done by checking if the number of ONE’S in the syndrome 
vector is even and if the syndrome vector is nonzero (note that 
ExcLusivE-oRing any two columns component-wise yields a vec- 
tor with even number of ONE’S). 
The minimum Hamming distance of the aforementioned LSC, 
i.e., (13,E) Hamming code+parity check, is 4 + 2 -  1 = 5 (see 
[SI); hence it can correct two errors in the logical row and the 
logical column to which the addressed bit belongs (two-error- 
tolerating code). The decoding strategy of the LSC is to first 
decode the horizontal code word (the logical row) and the 
vertical code word (the logical column), respectively. Nine possi- 
ble error patterns of no more than two errors in the logical row 
and the logical columns are depicted in Fig. 2. A case-by-case 
explanation is given in the following: 
no vertical error and no horizontal error: no error; 
vertical error and single horizontal error at the addressed 
bit: one error, the addressed bit; 
no vertical error and single horizontal error in another bit: 
one error in the logical row, and the addressed bit is 
correct; 
vertical error and no horizontal error: one error in the 
logical column, and the addressed bit is correct; 
no vertical error and single horizontal error at the ad- 
dressed bit: two errors in the logical column, and the 
addressed bit is incorrect; 
vertical error and double horizontal errors: two errors in 
the logical row, and the addressed bit is incorrect; 
no vertical error and no horizontal error: two errors in the 
logical column, and the addressed bit is correct; 
no vertical error and double horizontal error: two errors in 
the logical row, and the addressed bit is correct; 
vertical error and single horizontal error in another col- 
umn: the addressed bit is correct. 
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Fig. 3. Sense-amplifier circuit. 
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Fig. 4. Column-decoder circuit. 
From the above, we conclude that the addressed bit is erro- 
neous when there is a horizontal error (cases b) and e)), or when 
there is a vertical error and double horizontal errors are de- 
tected (case f)). 
111. CIRCUIT DESIGN 
A. Static RAM 
The static RAM consists of four components, described as 
follows. 
1)  RAM Cell: We use the conventional six-transistor RAM 
cell made up of two coupled inverters holding one bit of infor- 
mation, which can be accessed through two transmission gates 
activated by the word line. 
2) Sense Amplifier: The sense amplifier chosen is a simple 
design [7], nevertheless, SPICE simulation shows that it is good 
enough for this particular application (see Fig. 3). 
3) Row Decoder: A static NAND-NOR type decoder is used. 
4)  Column Decoder: We chose a column tree decoder [El 
made up of chains of transmission gates enabled by the address 
lines to do column decoding (see the 4MUX and 8MUX blocks 
in the next subsection). At any time, only one chain will be 
activated and a connection is set up between the output and one 
of the inputs. Notice that because of the bilateral characteristic 
of transmission gates, this decoder can work in both directions; 
i.e., it can be used as a multiplexer or a demultiplexer depend- 
ing on which end is the driving input (refer to Fig. 4). 
After some SPICE simulation, it was decided that the transis- 
tors in the word-line drivers were made eight times as wide as 
the minimum-size transistor, i.e., 32A wide and 4A long. The 
transmission-gate transistors in the column decoders are made 
three times as wide as the minimum-size transistor; the pull-down 
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transistors as well as all current-source transistors in the sense 
amplifiers are made minimum sized so that more cells can be 
put on a chip. 
B. Error- Correcting Circuits 
For each memory access, it is necessary to first read the 
addressed bit, modify it, and then write it back. The reason for 
this read-modify-write cycle is twofold. 1) When the accessed 
bit is incorrect, it is better to make the correction rather than 
leave it alone. If one does so, the errors in the RAM may 
accumulate or, even worse, more errors may be generated 
through the encoding process. 2) During a write operation, the 
vertical check bit (vchk) and the five horizontal check bits 
(hchk0-hchk4) must be modified (the encoding process). In 
order to do the encoding efficiently, one first reads the ad- 
dressed bit and compares it with the information bit at the 
input. If they are the same, nothing needs be done; otherwise, 
the check bits need to be modified accordingly. 
To accommodate the read-modify-write cycle in every mem- 
ory access, we adopted a three-phase nonoverlapping clock as 
shown in Fig. 5. Phase one is resewed for row address decoding 
and bit-line precharging. During phase two, the current-source 
transistors in the sense amplifiers are turned on and the sense 
amplifiers begin to sense the differences in bit-line voltages. 
After retrieving all relevant information, i.e., the logical row and 
the logical column that the addressed bit is in, error-correction 
operation is carried out. The information bit and the check bits 
are written back to the memory during phase three. 
Fig. 6 depicts the block diagram of the 2 K x  1 on-chip 
ECCRAM chip. Now, let us briefly explain how the chip achieves 
error recovery and how each block works. In each memory 
access the 64 X 60 static RAM block outputs 60 b, 32 of which 
are information bits and the remaining 28 of which are check 
bits for error correction. In a write operation, depending on 
whether modification is required by the encoding process, some 
or all of the following 7 b may be modified: the information bit, 
the vertical check bits, and the five horizontal check bits. How- 
ever, only the information bit may be modified in a read 
operation. The four-to-one multiplexers (4MUX) pick the 13 b 
in the logical row that the addressed bit is in, i.e., data0-data7 
and hchk0-hchk4. T h e  bit lines of these 13 cells 
(databit0-databit7, databitO’-databit7‘, hchkbitO-hchkbit4, 
and hchkbitOI-hchkbit4’) are also selected by these multiplex- 
ers. The PCG block consists of EXCLUSIVE-OR gates, which 
compute all eight vertical parities (vp0-vp7) by modulo-2 sum- 
ming all 5 b in each logical column, respectively. Also, note how 
the eight-to-one multiplexer (8MUX) does the secondary col- 
umn decoding by selecting the addressed bit (data) together with 
its two bit lines databit and databit’ out of data0-data7, 
databit0-databit7, and databitO’-databit7’. On top of that, 
8MUX selects the vertical error signal verror, the vertical check 
bit vchk, and its two bit lines vchkbit and vchkbit’ out of 
vp0-vp7, vchk0-vchk7, a n d  vchkbit0-vchkbit7 a n d  
vchkbit0’ -vchkbit7’, respectively. 
The PLA block stores information about the parity check 
matrix H, which is necessary for computing the horizontal er- 
ror signal herror and updating horizontal check bits. Blocks 
SYNDGEN and ERRSIGEN work together to produce the 
error signals of the horizontal subcode, i.e., herror, which indi- 
cates a single error at the addressed bit, and doublerror, which 
means there are two errors in the logical row. At first, the 
SYNDGEN block generates five syndrome bits (sy0-sy4) accord- 
ing to the following formulas: 
sy0 = data0 @ datal @ data2 @ data3 @ data6 8 hchkO 
syl = data0 8 datal 8 data4 8 data5 @ data7 @ hchkl 
sy2 = data2 8 data3 @ data4 8 data5 8 hchk2 
sy3 = data0 @ data2 8 data4 8 data6 @ data7 @ hchk3 
sy4 = datal @ data3 @ data5 8 data6 8 data7 8 hchk4 (2) 
where 8 is the EXCLUSIVE-OR function. This syndrome vector 
(sy0-sy4) is matched against the column in the parity check 
matrix H that the addressed bit corresponds to (col0-col4, 
output of PLA). If there is an exact match, then herror becomes 
a ONE; i.e., 
herror = (syOaco10) A (sylacoll)  A (sy2&012) 
A (sy3oco13) A (sy4@co14) (3) 
where 0 is the EXCLUSIVE-NOR function and A is the logical 
AND function. At the same time the modulo-2 sum of sy0-sy4 is 
computed; if the result is even and not all the five syndrome bits 
are ZERO, then doublerror becomes a ONE. In other words 
doublerror = { 1 (sy0 @ syl @ sy2 8 sy3 8 sy4)} 
A (syo V syl V sy2 V sy3 V sy4) (4) 
where is the logical negation function and V is the logical OR 
function. The LOGIC block then generates the error signal 
(err), which indicates if the addressed bit is incorrect, by com- 
puting herror V (verror A doublerror). 
The three update blocks BITUPDATE, VPUPDATE, and 
HPUPDATE are responsible for modifying the addressed bit, 
the vertical parity check bit, and the five horizontal parity check 
bits, respectively. At first, the corrected output bit (Dout) is 
obtained by ExcLusivE-oRing the raw data bit (data) with the 
error signal (err). At this juncture if a read operation is being 
carried out, then Dout is written back to correct the possible 
soft error in the accessed memory cell. Also, Dout is available to 
the circuits outside the ECCRAM chip. On the other hand, if it 
is a write operation, then Din gets written back. Furthermore, 
all the vertical and horizontal parity check bits need to be 
updated in order to perform encoding. This process is done by 
first calculating the EXCLUSIVE-OR of Din and Dout; if the result 
is a ONE, the vertical check bit as well as all the horizontal check 
bits that check the addressed bit are complemented; otherwise 
they stay intact. We also include a control signal (eccenb) to 
enable/disable the error-correcting-code encoding and decod- 
ing processes. When this signal is high, normal encoding/decod- 
ing procedures are performed on every memory access; other- 
wise the ECCRAM acts like a normal static RAM without 
error-correction capability. 
64 x 60 Static RAM 
As can easily be seen. extra circuits for the LSC scheme zrc: 
PCG, SYNDGEN. ERRSIGEN, P1.A. LOGIC. HITUPDATE. 
VPUPDATE, and HPUPDATE. which constitute less than IOC/r 
of the total chip area. 
IV. TLsi.i>(; RLSLILI.S ot i i i t  ECCRAM CII IP  
The ECC'RAM chip hiis then fabricated through MOSIS (sce 
Fig. 7) and tested. The testing procedure deals mainly with the 
case when the RAM is inflicted with random 1-b errors. N o  
testing on row failures was done sincc the LSC scheme cannot 
function properly if the whole row is defective. 
The tcsting procedure is as follows. At first. the chip is 
cleared. This loads all memory locations with zero bit values. 
Random addresses are then selected and random data ( L L K O  or 
O N E - )  are written into those addresses. A random data entry 
pattern is produced by repeating this 4006 timcs. This random 
data entry pattern is recorded into the ECCRAM chip with the 
error correction enabled; therefore. the parity check bits are all 
set as required by the encoding algorithm. Next, error correction 
is disabled. and a predetermined number of bits. again randomly 
selected, are flipped. which serves to simulate alpha-particle 
errors or  random memory cell failures. Finally, the error correc- 
tion is again enablcd and the data in the chip are read sequen- 
tially from the lowest \#alucd address to the highest. Thcse 
rcsults arc compared with the initial da t~ i  pattern: the number of 
discrcpancics betwccn the original and recordcd data patterns is 
counted. 
To obtain a statistically accuratc value for the rcsulting bit- 
error probability. this cycle of writing a data pattcrn. inducing 
errors. and reading back the corrected version W;IS repeated 200 
timcs for each number of induced errors. For each trial a 
cliffcrcnt da ta  pattern and error pattcrn w x c  gcncratcd. 
kig. 7 .  Micropliotogr~iph (it t h e  ECCRAM chip. 
A computer simulation of  the chip was conducted t o  test the 
accuracy of thc results. This modcl mimicked every circuit of the 
ECCRAM chip. Thc data arc recorded in arrays, and parity 
check bits are computed. Reading and writing data to the chip 
K i t h  error correction activated requires that the syndromcs and 
error signals be computed and the data be updated accordingly. 
The simulation was conducted using identical testing procedures 
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Fig. 8. Performance of the ECCRAM chip with comparison to the theoreti- 
cal LSC scheme and the no error-correction case. 
as the actual chip. An identical pseudorandom number genera- 
tor was used in both cases, and both the simulations and the 
chip tests were run for 200 trials. The results are plotted as the 
bit-error probability-the relative number of bits that remain in 
error after error correction compared to the total number of bits 
read-for cases of 0 to 63 random errors. Also plotted are the 
cases when no error correction is done and when the ECCRAM 
is used (see Fig. 8). 
As can be seen in Fig. 8, the computer simulation predicts a 
lower bit-error probability (and therefore a higher probability 
that the bits are correct) than that observed in the actual 
ECCRAM chip. Further logical testing of the circuits shows that 
the error-correction circuitry and memory cells did perform as 
expected; this discrepancy was found to be caused by a minor 
error in the memory cell selection circuitry. 
Conceptually, however, the on-chip error correction does op- 
erate as expected, and the resulting decrease in bit-error proba- 
bility is large. 
V. CONCLUSIONS 
In this paper, we present a static random access memory chip 
with on-chip error correcting capability (the ECCRAM chip). 
The coding scheme adopted in this chip is the linear sum code 
(LSC), which is designed with a view to efficiently correcting 
errors in memory chips. Unlike the simple parity-check memory 
modules, which can detect one error in, say, 8 b, the LSC-based 
ECCRAM is capable of correcting error at any addressed bit as 
long as there are no more than two errors in the 17 b (the 
logical row and column) associated with that addressed bit. The 
results show that significantly larger error recovery capability is 
present in the ECCRAM chip compared to memory chips 
without error correction. 
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An Improved Latching Pulse Design for Dynamic 
Sense Amplifiers 
JUIN J. LIOU, MEMBER, IEEE 
JIA” s. YUAN, MEMBER, IEEE, AND 
Abstract -A generalized optimal latching pulse for dynamic sense- 
amplifier design has been derived. The model equations account for 
threshold voltage imbalance, bit-line capacitance imbalance, current 
gain imbalance, gate capacitance and intra-bit-line capacitive coupling 
effect, channel-length modulation, source-body effect, and temperature 
sensitivity in a unified manner. Computer simulations of the analytical 
equations, including those effects, are presented. A design implementa- 
tion for fast sense-amplifier operation is also presented to demonstrate 
the utility of the model equations for practical application. 
I. INTRODUCTION 
As dynamic memories become faster, the stored charge in a 
given bit gets smaller. The detection of small voltage signals 
becomes very difficult in sense-amplifier operation, especially 
for multimegabit DRAM’s where significant bit-line coupling 
noise occurs during initial sensing and amplification [l]. The 
available time required to properly sense the data, amplify, and 
detect it correctly decreases for high-speed DRAM’s [2]. In 
addition, the process imbalance and high-temperature operation 
slow down sensing speed. Thus, i t  is essential to develop a 
generalized optimum sensing waveform under constraints of 
coupling noise, process imbalance, sensing speed, power dissipa- 
tion, temperature variation, and maximum layout area. 
The sense-amplifier (SA) operations have been investigated 
by numerous authors in the past 15 years [3]-[7]. Generally, the 
optimum waveform derived by Linch and Boll [3] was improved 
by [SI, [7] including the threshold voltage V,, bit-line capaci- 
tance Cb, and current gain /3 imbalances. We extend their 
analysis to take into account the intra-bit-line capacitive cou- 
pling of a sense amplifier in high-density megabit DRAMS and 
physical effects of channel-length modulation, body effect, and 
temperature fluctuation. 
In this paper, generalized equations accounting for the 
above-mentioned effects are presented in a unified manner. The 
model equations are derived in Section 11. Computer simulated 
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